Show description

Indeed, the layers of parallel nanowires with a nano half-pitch Fnano ¼ 17 nm have already been demonstrated [110], and there are good prospects for the half-pitch reduction to 3 nm or so in the next decade [104, 105, 106]. 3 Circuits The novel device and patterning technologies may allow to extend microelectronics into the few-nanometer range. However, they impose a number of challenges and limitation for integrated circuit design.  Defect tolerance – Perhaps, the main challenge faced by the hybrid circuits might be the requirement of very high defect tolerance.

Here the additional layer of tiles at the array periphery is used exclusively for I/O functions. 6 CMOL DSP Circuits In general, any type of Boolean logic circuits can be mapped on CMOL FPGAs. With several modifications, CMOL FPGA can be turned into a circuit architecture which is especially efficient for a very important class of applications – low-level image processing tasks. ) More specifically, let us discuss possible performance of such circuits on a simple but representative example of 2D image convolution: Tx;y ¼ F X F X Sxþi; yþj ji; j ; (4:6) i¼1 j¼1 where S and T are input and output images, correspondingly, with NÂN pixels each, and j is a FÂF pixel filter function.

16). The number of tiles per pixel depends on the data word length n; in our case it is close to 12Â12. Each tile consists of 26 basic cells, one control cell of the similar size, and one programmable latch cell of a larger area (Fig. 16b). Just like in circuits discussed above, the CMOS circuitry of each cell type is different (see Fig. 12b, d, e, f), but the interface and nanowire levels are the same for all cell types: similarly located pins of each elementary cell contact nanowire fragments of the same length.