Design of Low-Power Coarse-Grained Reconfigurable by Yoonjin Kim

Design of Low-Power Coarse-Grained Reconfigurable by Yoonjin Kim

By Yoonjin Kim

Coarse-grained reconfigurable structure (CGRA) has emerged as an answer for versatile, application-specific optimization of embedded platforms. assisting the problems taken with designing and developing embedded platforms, layout of Low-Power Coarse-Grained Reconfigurable Architectures deals new frameworks for optimizing the structure of elements in embedded structures to be able to lessen zone and keep strength. genuine program benchmarks and gate-level simulations substantiate those frameworks. the 1st half the ebook explains the way to lessen energy within the configuration cache. The authors current a low-power reconfiguration process according to reusable context pipelining that merges the concept that of context reuse into context pipelining. in addition they suggest dynamic context compression able to assisting required bits of the context phrases set to permit and the redundant bits set to disable. moreover, they talk about dynamic context administration for decreasing energy intake within the configuration cache by way of controlling a read/write operation of the redundant context phrases. targeting the layout of a cheap processing point array to minimize quarter and gear intake, the second one half the textual content provides a cheap array textile that uniquely rearranges processing parts and their interconnection designs. The e-book additionally describes hierarchical reconfigurable computing arrays which includes reconfigurable computing blocks with varieties of conversation constitution. the 2 computing blocks percentage severe assets, providing a good verbal exchange interface among them and lowering the final region. the ultimate bankruptcy takes an built-in method of optimization that attracts at the layout schemes awarded in previous chapters. utilizing a case examine, the authors exhibit the synergy impact of mixing a number of layout schemes.

Show description

Read or Download Design of Low-Power Coarse-Grained Reconfigurable Architectures PDF

Similar electrical & electronics books

Digital Systems and Applications (The Computer Engineering Handbook, Second Edition)

New layout architectures in computers have handed expectancies. Limits, that have been as soon as considered primary, have now been damaged. electronic structures and purposes information those techniques in platforms layout in addition to state-of-the-art purposes which are rising to exploit the fields more and more subtle services.

Electric Power Distribution System Engineering

A short test of any book place, library, or on-line bookseller will produce a large number of books protecting energy platforms. besides the fact that, few, if any, are completely dedicated to strength distribution engineering, and none of them are actual textbooks. Filling this vacuum within the strength approach engineering literature, electrical strength Distribution process Engineering broke new floor.

Introduction to Experimental Infrared Spectroscopy: Fundamentals and Practical Methods

Infrared spectroscopy is usually understood to intend the technological know-how of spectra with regards to infrared radiation, particularly electromagnetic waves, within the wavelength sector taking place intermediately among noticeable mild and microwaves. Measurements of infrared spectra were supplying helpful details, for various medical study and business experiences, for over part a century; this can be set to proceed within the foreseeable destiny.

Additional resources for Design of Low-Power Coarse-Grained Reconfigurable Architectures

Sample text

Lauwereins, “Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study,” In Proceedings of Design Automation and Test in Europe Conference, c 2004 IEEE. 14: FU structure. (From B. Mei, S. Vernalde, D. Verkest, and R. Lauwereins, “Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study,” In Proceedings of Design Automation and Test in Europe Conference, c 2004 IEEE. ) store intermediate data. Routing resources include wires, multiplexers, and buses.

Sixteen dual-port SRAMs, (32 x 16 bits), are used to queue data between the interface and fabric. The virtualization storage and logic consumes less area than the 16 stripe fabric and stores 256 virtual stripes. This implementation can virtualize a hardware design that is sixteen times its own size. The chip has two clock inputs: one clock controls the operation of the fabric and virtualization; the second clock controls the off-chip interface. These clocks are fully decoupled; all data transactions across the clock domains go through the memory queues between the interface and fabric and all control signals pass through a synchronizer.

Both tools generate statistical data, which is evaluated by an analyzer to make suggestions for possible architecture enhancements, which are presented to the user by an interactive editor. This editor is also used to control the design process itself. When a suitable architecture has been found, a HDL description (currently Verilog) can be generated from the mapping for simulation. 3 ADRES - DRESC For ADRES architecture exploration, its own compiler and architecture description framework are used [60]—it is called the dynamically reconfigurable embedded system compiler (DRESC).

Download PDF sample

Rated 4.07 of 5 – based on 15 votes
Comments are closed.